

EUROPEAN PATENT OFFICE

Patent Abstracts of Japan

PUBLICATION NUMBER : 62112292
PUBLICATION DATE : 23-05-87


APPLICATION DATE : 11-11-85
APPLICATION NUMBER : 60253057

APPLICANT : NEC CORP;

INVENTOR : YAMAZAKI KEIICHI;

INT.CL. : G11C 7/00 G06F 12/06

TITLE : MEMORY CIRCUIT



ABSTRACT : PURPOSE: To access with only one memory access even when the data of a memory to be accessed is present over a word boundary by providing a control circuit which controls the incrementor of an address and the rotator of the data.

CONSTITUTION: When the number of data having three bytes and memory addresses $A_n \sim A_0 = 4k+2$ of a forefront byte is read out, memory blocks MEM_0 , MEM_2 , and MEM_3 are objects of an access, and an incrementor control signal I_0 is outputted only to an incrementor INC_0 , and an individual address (k) is accessed to the memory blocks MEM_2 , and MEM_3 , and an individual address ($k+1$) to the memory block MEM_0 . Furthermore, each of data buses M_2 , M_3 , M_0 , and M_1 is connected to data buses $D_0 \sim D_3$ by a rotator ROT , and the data of addresses $4k+2$, $4K+3$, and $4(k+1)+0$ of the memory are outputted to the data buses $D_0 \sim D_2$ respectively. An operation to write the data on the memory can be performed in the same manner.

COPYRIGHT: (C)1987,JPO&Japio